• Home
  • About HPLP
  • Announcements
    • Researchers develop new fast-writing high-density MRAM tech, seek commercialization
    • Virginia Nanoelectronics Center (ViNC)
  • Calendar
  • Contact
  • People
  • Projects
    • A Superset Adder
    • Analog Turbo Decoder
    • CLASH
      • Aging in Flash Memory/SRAM
      • Aging in FPGA Chips
      • Aging in Processors
    • Everest
    • Mott Transition Switch
    • On Chip Power Regulation
    • Parallel Gnu Radio
    • Reconfigurable Array of Magnetic Automata (RAMA)
    • STTRAM
      • Download
    • The Resonant Body Transistor (RBT) and Oscillator (RBO)
  • Publications
  • Resources
    • Hardware
    • Links
    • Software
      • FitTool
      • QCADesigner - MQCA Simulation Engine
    • Tutorials
      • Cadence Tutorials
      • Electric Tutorials
      • Xilinx Tutorials
  • Sitemap

Navigation

    Home

    High-Performance Low-Power (hplp) Lab

    The High-Performance Low-Power (HPLP) Laboratory is dedicated to research in the area of Very Large Scale Integrated (VLSI) Circuit design. Ongoing research ranges from power-, temperature- and reliability-aware CMOS circuit design to explorations in spintronics and nanoelectronics.



    About HPLP
    Announcements
    Projects
    Publications
    Resources
    People
    Calendar
    Contact HPLP

    Sign in|Report Abuse|Print Page|Remove Access|Powered By Google Sites